

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
25 January 2001 (25.01.2001)

PCT

(10) International Publication Number  
**WO 01/06643 A1**

(51) International Patent Classification<sup>7</sup>: H03F 3/60, 3/21

(21) International Application Number: PCT/US00/19605

(22) International Filing Date: 18 July 2000 (18.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/357,695 20 July 1999 (20.07.1999) US

(71) Applicant: QUALCOMM INCORPORATED [US/US];  
5775 Morehouse Drive, San Diego, CA 92121-1714 (US).

(72) Inventors: HEIDMANN, Peter, D.; 2611 Jacaranda  
Avenue, Carlsbad, CA 92009 (US). BURKE, Joseph, P.;  
2411 La Plancha Lane, Carlsbad, CA 92009 (US).

(74) Agents: WADSWORTH, Philip, R. et al.; Qualcomm In-  
corporated, 5775 Morehouse Drive, San Diego, CA 92121-  
1714 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.



(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PARALLEL AMPLIFIER ARCHITECTURE USING DIGITAL PHASE CONTROL TECHNIQUES



(57) Abstract: An improved method and apparatus for using parallel amplifiers to efficiently amplify an information signal are disclosed. The improved apparatus utilizes digital signal manipulation techniques in optimizing the phase of the upconverted input signals provided to each of the parallel amplifiers. The phase and amplitude of the input signals are adjusted such that the power measured at the output of a combiner (402) is maximized as compared to the sum of the power of combiner (120) input signals.

# PARALLEL AMPLIFIER ARCHITECTURE USING DIGITAL PHASE CONTROL TECHNIQUES

## BACKGROUND OF THE INVENTION

5

### I. Field of the Invention

The present invention relates to the amplification of high frequency wireless signals. More particularly, the present invention relates to a method of controlling signal phase and amplitude so that the output of multiple amplifiers can be efficiently combined.

10

### II. Description of the Related Art

In the field of wireless transmitters, multiple amplifiers are often connected in parallel, and used to amplify a single signal. A transmitter which uses multiple amplifiers connected in parallel is called a parallel amplifier transmitter, and embodies a parallel amplifier architecture or design. The outputs of the parallel amplifiers in a transmitter are combined before transmission through one or more antennas.

15

The parallel amplifier architecture allows the use of smaller, less expensive amplifiers. Upon the failure of one of its multiple amplifiers, a parallel amplifier transmitter will not suffer a complete service outage, but will instead exhibit only a decrease in output power. In a single-amplifier design, the failure of a single amplifier will cause a service outage for the entire transmitter. For this reason, a single amplifier in a transmitter may be considered a single point of failure.

20

25

Unfortunately, efficient combining of the output of several parallel amplifiers is not trivial. Amplifiers vary in amplitude and phase characteristics such that the same signal fed into several amplifiers will generally result in a slightly different output signal from each amplifier. Unless the output signals of parallel amplifiers are nearly in-phase, they cannot be efficiently combined into the strongest combined output signal. In the worst case, amplifier outputs which are 180 degrees out of phase will destructively interfere with each other, resulting in minimal combined output power.

30

35

Several devices for combining multiple amplified signals are known in the art, and include in-phase combiners such as Wilkinson combiners, and quadrature phase combiners, such as Lange couplers. A Wilkinson

combiner has two inputs and a single output, with the output generally representing the sum of the input signals. A Lange coupler also has two inputs, one of which is rotated 90 degrees prior to combining. In addition, a Lange coupler outputs a phase difference signal which may be used to  
5 determine the phase difference between the two input signals.

In a transmitter that uses multiple parallel amplifiers, each amplifier must typically be tuned at the factory to insure that the phase characteristics of the amplifiers are within some nominal range of each other. To enable such factory tuning, amplifiers are designed with phase trimming circuits  
10 such as potentiometers and varactors, both known in the art. Such factory tuning steps must be performed by qualified factory technicians, and are time consuming and costly. It would therefore be desirable to be able to eliminate such factory tuning steps.

Even after tuning amplifiers in the factory, additional measures are  
15 required to allow combining of signals from parallel amplifiers. Phase characteristics vary over temperature for each individual amplifier, as well as over time as each amplifier ages. In order to mitigate such amplifier phase variations, methods have been developed to perform real-time phase tuning of parallel amplifiers.

In order to enable real-time phase tuning of parallel amplifiers, some subset of the amplifiers must be equipped with the means to alter the phase of the output. This is typically done by inserting a voltage-controlled phase shifter between the signal source and the amplifier input. The analog control voltage used to control the phase shifter is derived by measuring the  
20 signals being provided to a combiner. In a design utilizing a Lange coupler, the Lange coupler's phase difference signal may be used in a control loop to adjust the control voltage of the phase shifter.  
25

Problems remain with this method of aligning parallel amplifiers. Phase shifters, such as the types using varactors, have non-linear responses  
30 which introduce signal distortion into the phase-shifted output. Such distortion may be unacceptable in transmitting a high frequency signal. If the transmit signal is high frequency, then very fine adjustments in phase are necessary to prevent destructive interference. The resolution of a phase shifter may not be fine enough for use in high frequency parallel amplifiers.  
35 In addition, the circuits used to produce control voltages for the phase shifter will be subject to variation over time and temperature. Accounting for time and temperature variation further complicates the design of the control loop circuit which provides the phase shifter control voltage.

In addition, there is still a need to perform tuning of amplifiers in the factory, even if only to get the phase output close enough to allow proper functioning of the phase shifter control loop. It might be possible to eliminate the need for factory tuning by using precision components in the construction of the amplifier, but the use of such components would add to the material cost to the amplifier.

In existing designs using in-phase combiners, phase detector circuits are added to measure the phase difference between the inputs to the combiner. The phase detector circuits produce phase difference signal voltages that are provided to control loop circuits which provide analog control voltages to voltage-controlled phase shifters. Any lack of calibration in the phase detector circuits or phase distortion which occurs beyond the phase detector detracts from the combined output of the parallel amplifiers. Because the phase detectors, phase shifters, and control loop circuits are analog, they are subject to changes in characteristics over temperature and age.

In a parallel amplifier architecture which utilizes more than two amplifiers, multiple combiners may be cascaded to form the final combined output signal. At each layer of such a combiner cascade, however, additional phase variation may be introduced which detracts from the effectiveness of phase measurements at the individual amplifier outputs.

A parallel amplifier architecture is desired which efficiently combines the output of multiple parallel amplifiers. In addition, it is desirable that such a design not require expensive, high-precision components and not necessitate factory tuning. Furthermore, it is desirable that such a design be immune to changes in circuit behavior over temperature and over time.

## SUMMARY OF THE INVENTION

The present invention solves the problems described above by using digital techniques to adjust the phase of source signals as they are generated. In an exemplary embodiment, direct digital synthesizers are used to produce phase-controlled upconverter mixing signals with very fine phase resolution. In another embodiment, digital signal processing techniques are used to perform linear filtering of signals in the digital domain, carefully controlling group delay to produce accurate phase shifting of amplifier input signals. The phase of the input signal provided to each amplifier is adjusted in real-time by a control module, which adjusts amplifier input signals to

maximize the power measured at the output of the combiner or combiner network.

Because power measurements are used to optimize the input signal phase of each amplifier, the present invention may utilize either in-phase  
5 combiners such as Wilkinson combiners, quadrature phase combiners such as Lange couplers, or other types of signal combiners as appropriate.

Additionally, the output amplitudes of each of the parallel amplifiers are measured and balanced in real time. In addition to prolonging average  
10 MTBF of the amplifiers, balancing the outputs of parallel amplifiers having similar performance specifications reduces the chances of overdriving any one of them.

The present invention may be used in any system which allows digital manipulation of the transmit signals used as input to parallel  
15 amplifiers.

## BRIEF DESCRIPTION OF THE DRAWINGS

The features, objects, and advantages of the present invention will become more apparent from the detailed description set forth below when  
20 taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein:

**FIG. 1a** is a block diagram of a parallel amplifier architecture applying phase control prior to digital-to-analog conversion of the signal in  
25 accordance with an embodiment of the invention.

**FIG. 1b** is a block diagram of a parallel amplifier architecture applying phase control after digital-to-analog conversion of the signal in accordance  
with an embodiment of the invention.

**FIG. 2** is a block diagram of a two-stage upconverter in accordance with additional embodiments of the invention.

**FIG. 3** is a high-level flow chart of a process of optimizing the inputs of all amplifiers in a parallel amplifier transmitter in accordance with an  
30 embodiment of the invention.

**FIG. 4** is a flow chart detailing a process for optimizing the input of a single amplifier in accordance with an embodiment of the invention.

## DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

FIG. 1a and FIG. 1b show parallel transmitter architectures configured in accordance with separate embodiments of the present invention. The difference between the two architectures is whether phase control is performed on a digital or analog signal (before or after digital-to-analog conversion). The transmitter architectures are shown with multiple parallel high power amplifiers (HPA's) 112. Though shown with three parallel HPA signal paths, the architectures are equally useful in a transmitter having any number of parallel amplifiers greater than one.

In the embodiment shown in FIG. 1a, each signal is upconverted to an intermediate frequency (IF) in digital mixer 102, using a mixing signal generated by phase-controlled digital oscillators 104, shown implemented as direct digital synthesizers (DDS's). The resultant IF signal is then sent into digital gain block 106, which controls the gain of the IF signal provided to a digital to analog converter (DAC) 108. DAC 108 outputs an analog signal which is then provided to analog upconverter 110. Analog upconverter 110 upconverts the analog IF signal, producing a radio frequency (RF) signal which is provided to high power amplifier (HPA) 112.

The output of HPA 112 is provided to combiner module 120, where all amplified signals are combined to form the final signal provided to antenna 122. One skilled in the art will appreciate that combiner module 120 could utilize in-phase combiners such as Wilkinson combiners, quadrature phase combiners such as Lange couplers, or other signal combining techniques without departing from the present invention. In addition, further processing modules may be added between combiner module 120 and antenna 122 without departing from the present invention.

Control module 116 receives signal power measurement information from power meters 114 connected to the output of each high power amplifier (HPA) 114, and from a power meter 118 connected to the output of combiner module 120. Control module 116 uses the power measurement information from the combination of power meters to generate digital phase control signals for DDS's 104 and digital gain control signals for digital gain blocks 106. Control module 116 varies the control signals sent to DDS's 104 to maximize the ratio of power measured at the power meter 118 over the sum of power values measured at power meters 114. In addition, control module 116 varies the control signals sent to digital gain blocks 106 so that

the power values measured at power meters 114 are approximately equal to each other. In an embodiment using Lange couplers, the phase difference outputs of the Lange couplers are provided to control module 116 for use in generating phase control signals.

5 In the embodiment shown in FIG 1a, the set of components including digital mixer 102a, digital oscillator 104a, digital gain block 106a, DAC 108a, analog upconverter 110a, HPA 112a and power meter 114a form signal transmission subsystem 126. Any number of signal transmission  
10 subsystems can be used in a parallel amplifier transmitter without departing from the present invention.

In an alternative embodiment, digital gain blocks 106 utilize digital signal processing to perform spectrum shaping, equalization, or pre-emphasis of the signal to compensate for known irregularities in the frequency characteristics of each HPA 112. By applying different amounts of  
15 gain to the various frequency components of their input signals, this processing results in more efficient power spectral density at the output of each HPA 112.

In another embodiment, digital gain blocks 106 include linear digital filters which vary the linear slope of the frequency-to-phase response to  
20 create uniform group delay or phase shift. By using such digital signal processing techniques, digital gain block 106 may perform both the phase control and the gain control of the HPA 112 input signal, obviating the phase control at DDS 104.

Digital gain blocks 106 may be implemented using field-programmable gate arrays (FPGA), programmable logic devices (PLD), digital  
25 signal processors (DSP), application specific integrated circuit (ASIC) or other device capable of performing the required digital processing in response to signals from a controller such as control module 116. One skilled in the art will appreciate that this does not preclude implementing control module  
30 116 inside one of the digital gain blocks 106. One skilled in the art will also appreciate that digital gain block 106 could also be placed before mixer 102, between phase-controlled oscillator 104 and mixer 102, or even built into phase-controlled oscillator 104 without departing from the present invention.

35 FIG. 1b shows a transmitter architecture configured in accordance with an alternative embodiment of the invention. In this alternative embodiment, the input signal to the parallel amplifier is converted from digital to analog by digital-to-analog converter 150 prior to upconversion in

analog mixers 152. The mixing signals for analog mixers 152 are produced by phase-controlled digital oscillators 104, shown implemented as direct digital synthesizers (DDS's), and are converted to analog signals by digital-to-analog converters (DAC) 156 before mixing. The combination of a DDS connected to a DAC may also be called an "analog DDS." The output of each analog mixer 152 is provided to an optional analog gain block 158, which varies the gain of the upconverted signal before the signal is amplified in HPA 112. Both the phase controlled digital oscillators 104 and the analog gain blocks 158 are connected to control module 116, and receive gain and phase control signals from the control module 116.

The degree of phase shift provided by each DDS 104 and the degree of gain change introduced at each analog gain block 158 is controlled by control module 116. In this embodiment, control module 116 varies digital phase control signals sent to DDS's 152 so as to maximize ratio of power measured at the power meter 118 over the sum of power values measured at power meters 114. In addition, control module 116 varies control signals sent to analog gain blocks 158 so that the power values measured at power meters 114 are approximately equal to each other. The control signals sent by control module 116 to analog gain blocks 158 may be either digital or analog as required by the analog gain block implementations, many of which are well known in the art.

In the alternative embodiment shown in FIG. 1b, the set of components including analog mixer 152a, digital oscillator 104a, DAC 156a, analog gain block 158a, HPA 112a and power meter 114a form signal transmission subsystem 126. As with the embodiment shown in FIG. 1a, any number of like signal transmission subsystems can be used in a parallel amplifier transmitter without departing from the present invention.

One skilled in the art will recognize that, in all described embodiments, power meters 114 and 118 could be any of a variety of known power measurement devices, including diode detectors and logarithmic amplifiers without departing from the present invention.

In an alternative embodiment of the invention, control module 116 has access to a memory device, such as dynamic, non-volatile, or battery-backed random access memory. In this embodiment, initial phase and gain values are stored in the memory device at the factory, and may be updated during operation in the field. These initial phase and gain values are configured and retrieved at appropriate times to speed up optimization. For example, upon power-up of a parallel amplifier transmitter, the phase-



controlled oscillators and gain blocks are initialized to values retrieved the memory, and optimization proceeds from these initialization values. Upon subsequent stabilization of these parameters, the new values for the parameters may be updated in memory.

5 In another embodiment, amplifiers 112, and optionally combiner 120, are designed with built-in temperature measurement devices, such as thermistors thermocouples, or digital thermometers. In such an embodiment, a table of initialization parameters corresponding to specific temperature values of the amplifiers and combiner are stored in, and later  
10 retrieved from, the memory device. As the temperature of each amplifier 112 changes, these parameters are used to alter the spectrum shaping characteristics of each digital gain block 106. The table of phase and gain settings over temperature may be updated to the memory device to compensate for the changes in amplifier characteristics over time.

15 In an embodiment wherein combiner 120 includes quadrature phase combiners, such as Lange couplers, which provide phase difference output signals, those phase difference output signals may be provided through signal path 124 to control module 116 for use in optimizing the phase of the input signal of each amplifier 112. Where combiner 120 is a cascade of dual-  
20 input Lange couplers, the phase of signals from the parallel amplifiers 112 are adjusted such that each Lange coupler is provided with two input signals that are 90 degrees out of phase with each other.

FIG. 2 shows an upconverter structure in accordance with an alternative embodiment of the invention. In designing the upconverter  
25 apparatus in a transmitter system, multiple stages of upconversion are often necessitated by the frequency plan for such a design.

In an embodiment using a DDS to produce phase-controlled mixing signals within upconverter 110, a phase control signal from control module 116 is sent to upconverter 110 instead of DDS 104. In another alternative  
30 embodiment, DDS 104 and mixer 102 are omitted entirely, and upconversion of the baseband signal is performed completely by upconverter 110.

In a parallel amplifier transmitter utilizing the multiple stage upconverter 110 shown in FIG. 2, an intermediate frequency (IF) mixing  
35 signal is provided to analog mixer 202 by local oscillator (LO) 204. A radio frequency (RF) mixing signal is provided to analog mixer 208 by local oscillator 210. Out-of-band frequency components are removed by bandpass filter 206, which has a center frequency equal to the frequency of local

oscillator 204. Either or both local oscillators 204 and 208 may implemented as a phase-controlled analog DDS controlled by control module 116. Allowing phase control at upconverter 110 makes it unnecessary to control the phase of digital oscillators 104.

5 Depending upon the frequency plan and the phase resolution required by the system, tradeoffs between the frequency, phase variation resolution, and complexity of the DDS may be relevant considerations in the design of the transmitter. If phase control is implemented at intermediate frequency DDS 104, any phase adjustment introduced at mixer 102 will be  
10 magnified by upconverter 110. Thus, a phase-controlled DDS 104 would have to have very fine phase resolution, requiring DDS 104 to have a large amount of memory. Though less phase resolution would be required at a higher frequency, such as at RF local oscillator 208, a wider range of phase offsets is generally required to compensate for differences in the parallel  
15 amplifier signal paths.

FIG. 3 is a high-level flowchart depicting a process for optimizing parallel amplifier inputs according to an embodiment of the invention. The start 301 of the process may occur upon power-up of the transmitter, or at any appropriate time thereafter. At step 302, the input signal phase, gain, or  
20 both are adjusted for amplifiers one through n in a parallel amplifier transmitter.

First, the input signal for amplifier #1 is adjusted in step 302a to maximize combining efficiency. Then, the input signal for amplifier #2 is adjusted 302b to maximize combining efficiency. The process continues  
25 through each of the n parallel amplifiers. After the input signal for the nth amplifier is optimized 302n, the process is repeated, as appropriate, starting again with optimization of the first amplifier 302a.

With the temporary selection of one amplifier whose input is to be adjusted, n-1 amplifiers will remain whose input phase and gain will be  
30 constant. The outputs of those (n - 1) amplifiers, when combined, will form a sum signal which has a single amplitude and phase. The step of optimizing one amplifier aligns that one amplifier's phase with the phase of the sum signal of the other (n - 1) amplifiers. Upon performing each pass in steps 302a-n through all n amplifiers, the alignment of the amplifier outputs  
35 in the combiner improves until limited by the resolution of the power meters being used. Steps 302a-n are continuously executed as necessary to compensate for transmitter variations over time and temperature.

One skilled in the art will appreciate that many variations of this process could be implemented without departing from the present invention. For example, the ordering of steps 302a-n could be adjusted based on randomization upon each pass through the loop, or could be based on  
 5 the magnitude of adjustments made during the previous pass.

FIG. 4 is a flowchart depicting, in more detail, a process for optimizing the input of a single amplifier 302 according to an embodiment of the invention. The process of optimizing the input signal of a single amplifier starts 401 and continues on to the next amplifier 420 after the signal is  
 10 aligned with the sum of all other amplifier signals.

The first step in optimizing the input signal for a single amplifier begins with measuring the power output by each of the parallel amplifiers, as well as the power output by combiner 402.

After recording these power levels as a baseline, the phase of the  
 15 input signal to the selected amplifier is offset by a predetermined positive phase value 404.

Measurement step 406a may repeat all or a selected subset of the power measurements in step 402. In an alternate embodiment, where the previous power levels for individual amplifier outputs are presumed to be  
 20 reasonably stable, the subset of power measurements conducted at step 406a consists of measuring the power output by the combiner. In another alternate embodiment, the subset consists of measuring the combiner power output and the output of the amplifier whose input is being adjusted.

After the phase adjustment 404 is complete, and the resultant power  
 25 levels adjusted or measured, the combining efficiency is evaluated 408a. In the preferred embodiment of the invention, the combining efficiency is evaluated according to equation (1). Other equations may be used during evaluation of combining efficiency 408a without departing from the present invention. The power values measured at power meters 114 are added  
 30 together to form an input power sum. The power measured at the output of combiner 120 by power meter 118 is then divided by this input power sum to yield the combining efficiency. Dividing output power by input power of the combiner makes combining efficiency measurement less susceptible to fluctuations in the signal waveform being amplified.

35

$$\text{Combining Efficiency} = \frac{P_{out}}{\sum_{i=1}^n P_i} \quad (1)$$

At decision step 408a, the change in combining efficiency resulting from the phase adjustment 404 is evaluated. If the combining efficiency increases, steps 404, 406a, and 408a are repeated, and are repeated until increasing the phase of the signal no longer results in a measurable increase in combining efficiency. When one of these phase adjustments 404 results in a decrease in combining efficiency, that most recent phase adjustment is undone (reversed) 410. Step 410 restores the input signal phase to its state prior to the most recent phase adjustment.

At step 414, the effects of increasing signal phase are evaluated to see if decreasing signal phase is necessary. If steps 404 through 410 resulted in a lasting phase increase, the steps of trying out a decrease in phase (steps 412 to 418) are skipped. In other words, if more than one phase increase has been made, or if steps 404, 406, and 408 resulted in a phase increase which is not undone by step 410, then it is not necessary to evaluate whether decreasing the phase of the input signal will improve combining efficiency. In this case, the present method proceeds from step 414 to step 420.

If, however, it is still questionable whether a phase decrease would improve combining efficiency, the phase of the input signal to the selected amplifier is offset by a predetermined negative phase value 404.

For the same reasons as with measurement step 406a, measurement step 406b may be a repeat of all or a selected subset of the power measurements in step 402. The power measurements yielded by the previous step 406a are used as a baseline in evaluating a change in combining efficiency 408b. In the preferred embodiment of the invention, the evaluation of combining efficiency in 408b is conducted according to equation (1). As with step 408a, other equations may be used during evaluation of combining efficiency 408b without departing from the present invention.

At decision step 408b, the change in combining efficiency resulting from phase adjustment 412 is evaluated. If the combining efficiency increases, steps 412, 406b, and 408b are repeated, and are repeated until increasing the phase of the signal no longer results in a measurable increase in combining efficiency. When one of these phase adjustments 412 decreases combining efficiency, the most recent phase adjustment is undone (reversed) 410. Step 410 restores the input signal phase to its state prior to the most recent phase adjustment.

After step 418, optimization of the selected amplifier's input signal 302 is concluded 420, and optimization typically moves on to input signal of the next amplifier.

Several variations of the described process are also anticipated by  
5 embodiments of the present invention. It is often desirable to maintain a constant output power level measured at the output of the combiner during amplifier input optimization. In a preferred embodiment of the invention, process 302 includes balancing the outputs of the amplifiers after each phase  
10 adjustment 404 or 412. Either the parallel amplifiers or their respective input signals are adjusted after each phase adjustment such that the power measured at the output of the combiner remains approximately the same throughout the phase adjustments of the amplifier input signal. The gains are also adjusted such that the power levels measured at each amplifier output are approximately equal to each other. Such an adjustment could be  
15 performed as part of power measurement step 406.

In another embodiment, the phase increments used in steps 404 and 412 are varied according to the degree of confidence in prior optimizations. For example, if the transmitter has recently been powered on, or the temperature of the parallel amplifiers has not stabilized, larger increments  
20 could be tried to quickly move the phase of the selected amplifier into a coarse range of the sum signal of the other amplifiers. If several such coarse adjustments have been used to reach step 410, processing could continue with step 404 using a smaller phase increment. Likewise, if several coarse adjustments have been immediately prior to reaching step 418, processing  
25 could continue with step 412 using a smaller phase increment.

In an alternate embodiment of the invention, control module 116 has access to memory containing initialization parameters. In this embodiment, start step 401 includes retrieval of initialization phase and gain parameters and using those values to configure the transmitter before measuring power  
30 levels 402. In a transmitter which further includes temperature sensors, and in which the initialization parameters are stored in a table according to temperature, the initialization values used in 401 are selected according to initial temperature measurements. The processing at continue step 420 include updating initialization parameters as appropriate.

35 The previous description of the preferred embodiments is provided to enable any person skilled in the art to make or use the present invention. The various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be

applied to other embodiments without the use of the inventive faculty. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

5

**We claim:**

## CLAIMS

1. Parallel amplifier transmitter comprising:
  - 2 a) first signal transmission subsystem for producing a first phase-controlled amplified signal having a first phase based on a first digital phase
  - 4 control signal; and
  - 6 b) at least one additional signal transmission subsystem, each producing an additional phase-controlled amplified signal.
2. The transmitter of claim 1 further comprising:
  - 2 c) combiner means for combining said phase-controlled amplified signals to produce a combined amplified signal;
3. The apparatus of claim 2 further comprising:
  - 2 d) combiner power measurement means, operably connected to said combiner means, for measuring the power of said combined amplified
  - 4 signal and producing a combiner power measurement; and
  - 6 e) control module, operably connected to said combiner power measurement means and to each of said signal transmission subsystems, for receiving said combiner power measurement from said combiner power
  - 8 measurement means and for receiving a subsystem power measurement based on each of said phase-controlled amplified signals produced by each of
  - 10 said signal transmission subsystems, and for adjusting said first digital phase control signal based on the values of said combiner power measurement
  - 12 and said subsystem power measurements.
4. Apparatus for upconverting and amplifying a signal comprising:
  - 2 a) combiner means for combining a plurality of amplified signals to produce a combined amplified signal;
  - 4 b) combiner power measurement means, operably connected to said combiner means, for measuring the power of said combined amplified
  - 6 signal and producing a combiner power measurement; and
  - 8 c) at least two signal transmission subsystems, operably connected to said combiner means, each signal transmission subsystem further comprising:
    - 10 1) digital mixer for digitally mixing a signal with a phase-controlled digital mixing signal to produce an upconverted signal;

12                   2)     amplifier, operably connected to said digital mixer and  
said combiner means, for amplifying said upconverted signal and  
14     producing one amplified signal of said plurality of amplified signals;  
                  3)     subsystem power measurement means, operably  
16     connected to said amplifier, for measuring the power of said one  
amplified signal and producing a subsystem power measurement; and  
18                   4)     means for generating said phase-controlled digital  
mixing signal, operably connected to said digital mixer, wherein the  
20     phase of said phase-controlled digital mixing signal is based on a  
digital phase control signal.

5.     The apparatus of claim 4 wherein said means for generating is a direct  
2     digital synthesizer.

6.     The apparatus of claim 4 wherein said combiner means comprises  
2     Wilkinson combiners.

7.     The apparatus of claim 4 further comprising control module, operably  
2     connected to said combiner power measurement means, to each of said  
subsystem power measurement means and to each of said means for  
4     generating, for generating each of said digital phase control signals based on  
the values of said combiner power measurement and said subsystem power  
6     measurements measured in relation to adjustments of said digital phase  
control signal.

8.     The apparatus of claim 7 wherein said combining efficiency is formed  
2     by adding said subsystem power measurement of each of said signal  
transmission subsystems and dividing the resultant sum by said combiner  
4     power measurement.

9.     The apparatus of claim 7 further comprising a memory, operably  
2     connected to said control module, for providing phase initialization values  
of said digital phase control signal for each of said signal transmission  
4     subsystems.

10.    The apparatus of claim 7 wherein said combiner means comprises  
2     Lange couplers.



11. The apparatus of claim 10 wherein said Lange couplers are operably  
2 coupled to said control module and provide signal phase information to  
said control module, and wherein said digital phase control signal for each  
4 of said signal transmission subsystems is based on said signal phase  
information.

12. The apparatus of claim 7 wherein each of said at least two signal  
2 transmission subsystems further comprises digital gain module, disposed  
between said digital mixer and said amplifier, and operably connected to said  
4 control module, for applying a gain to said upconverted signal based on a  
gain control signal provided by said control module, and wherein said  
6 control module adjusts said gain control signal such that the subsystem  
power measurements of said at least two signal transmission subsystems are  
8 approximately equal to each other.

13. The apparatus of claim 12 wherein said control module adjusts said  
2 gain control signal such that said subsystem power measurement is  
approximately equal to the subsystem power measurement produced by each  
4 other of said at least two signal transmission subsystems.

14. The apparatus of claim 12 wherein said digital gain module performs  
2 spectrum shaping of said upconverted signal based on a spectrum shaping  
control signal provided by said control module.

15. The apparatus of claim 14 wherein each of said at least two signal  
2 transmission subsystems further comprises temperature measurement  
means, operably connected to said amplifier and said control module, for  
4 measuring the temperature of said amplifier and providing to said control  
module an amplifier temperature measurement, wherein said spectrum  
6 shaping control signal is based on said amplifier temperature measurement.

16. Apparatus for upconverting and amplifying a signal comprising:  
2 a) combiner means for combining a plurality of amplified signals  
to produce a combined amplified signal;  
4 b) combiner power measurement means, operably connected to  
said combiner means, for measuring the power of said combined amplified  
6 signal and producing a combiner power measurement; and

- 8 c) at least two signal transmission subsystems, operably connected  
to said combiner means, each signal transmission subsystem further  
comprising:
- 10 1) analog mixer for mixing an information signal with a  
phase-controlled analog mixing signal to produce an upconverted  
12 signal;
  - 14 2) amplifier, operably connected to said digital mixer and  
said combiner means, for amplifying said upconverted signal and  
producing one amplified signal of said plurality of amplified signals;
  - 16 3) subsystem power measurement means for measuring  
the power of said one amplified signal and producing a subsystem  
18 power measurement;
  - 20 4) digital-to-analog converter, operably connected to said  
analog mixing mixer, for receiving a phase-controlled digital signal  
and producing said phase-controlled analog mixing signal; and
  - 22 5) means for generating said phase-controlled digital signal,  
operably connected to said digital-to-analog converter, wherein the  
24 phase of said phase-controlled digital signal is based on a digital phase  
control signal.

17. The apparatus of claim 16 wherein said means for generating is a  
2 direct digital synthesizer.

18. The apparatus of claim 16 wherein said combiner means comprises  
2 Wilkinson combiners.

19. The apparatus of claim 16 further comprising control module,  
2 operably connected to said combiner power measurement means, to each of  
said subsystem power measurement means and to each of said means for  
4 generating, for generating each of said digital phase control signals based on  
the values of said combiner power measurement and said subsystem power  
6 measurements measured in relation to adjustments of said digital phase  
control signal.

20. The apparatus of claim 19 wherein said combiner means comprises  
2 Lange couplers.

21. The apparatus of claim 20 wherein said Lange couplers are operably  
2 coupled to said control module and provide signal phase information to

said control module, and wherein said digital phase control signals are based  
4 on said signal phase information.

22. The apparatus of claim 19 wherein each of said at least two signal  
2 transmission subsystems further comprises:

analog gain module, disposed between said analog mixer and said  
4 amplifier, and operably connected to said control module, for applying a  
gain to said upconverted signal based on a gain control signal provided by  
6 said control module, and wherein said control module adjusts said gain  
control signal such that the subsystem power measurements of said at least  
8 two signal transmission subsystems are approximately equal to each other.

23. Apparatus for upconverting and amplifying a signal comprising:

2 a) combiner means for combining a plurality of amplified signals  
to produce a combined amplified signal;

4 b) combiner power measurement means, operably connected to  
said combiner means, for measuring the power of said combined amplified  
6 signal and producing a combiner power measurement; and

c) at least two signal transmission subsystems, operably connected  
8 to said combiner means, each signal transmission subsystem further  
comprising:

10 1) amplifier for amplifying a phase-controlled signal and  
producing one amplified signal of said plurality of amplified signals;

12 2) subsystem power measurement means for measuring  
the power of said one amplified signal and producing a subsystem  
14 power measurement; and

3) linear digital filter, operably connected to said amplifier,  
16 for subjecting a signal to a controlled group delay to produce said  
phase-controlled signal, wherein said controlled group delay is based  
18 on a digital phase control signal.

24. The apparatus of claim 23 wherein said combiner means comprises  
2 Wilkinson combiners.

25. The apparatus of claim 23 further comprising control module,  
2 operably connected to said combiner power measurement means, to each of  
said subsystem power measurement means and to each of said linear digital  
4 filters, for generating each of said digital phase control signals based on the  
values of said combiner power measurement and said subsystem power

6 measurements measured in relation to adjustments of said digital phase  
control signal.

26. The apparatus of claim 25 wherein said combiner means comprises  
2 Lange couplers.

27. The apparatus of claim 26 wherein said Lange couplers are operably  
2 coupled to said control module and provide signal phase information to  
said control module, and wherein said digital phase control signals are based  
4 on said signal phase information.

28. A process for amplifying a signal comprising the steps of:

- 2 a) combining at least two amplified signals to produce a combined  
amplified signal;
- 4 b) measuring the power of said combined amplified signal and  
producing a combiner power measurement; and
- 6 c) generating each of said at least two amplified signals, wherein  
said step of generating for each amplified signal further comprises:
  - 8 1) mixing a signal with a digitally phase-controlled mixing  
signal to produce an upconverted signal;
  - 10 2) amplifying said upconverted signal to produce one  
amplified signal of said plurality of amplified signals;
  - 12 3) measuring the power of said one amplified signal and  
producing a subsystem power measurement;
  - 14 4) generating said digitally phase-controlled mixing signal  
in accordance with a digital phase control signal;
  - 16 5) adjusting said digital phase control signal based on a  
combining efficiency measurement; and
  - 18 6) generating said combining efficiency measurement based  
on the subsystem power measurement generated from each of said at  
20 least two amplified signals and on said combiner power  
measurement.

29. The process of claim 28 wherein said step of generating said  
2 combining efficiency measurement comprises dividing said combiner power  
measurement by the sum of said subsystem power measurements.

30. The process of claim 28 wherein the mixing of step 1) is analog  
2 mixing, and wherein said step of generating said digitally phase-controlled  
mixing signal further comprises the steps of:

4 4.1) utilizing a direct digital synthesizer to generate a digital mixing  
signal having a phase based on said digital phase control signal; and

6 4.2) performing digital-to-analog conversion of said digital mixing  
signal to produce said phase-controlled mixing signal.

31. The process of claim 28 wherein the mixing of step 1) is digital  
2 mixing, and wherein said step of generating said digitally phase-controlled  
mixing signal comprises the step of utilizing a direct digital synthesizer to  
4 generate a digital mixing signal having a phase based on said digital phase  
control signal.

32. The process of claim 28 wherein said step of mixing a signal with a  
2 digitally phase-controlled mixing signal further comprises the step of  
applying a gain to said signal based on the subsystem power measurements  
4 measured from each of said at least two amplified signals.

33. A process for amplifying a signal comprising the steps of:

2 a) combining at least two amplified signals to produce a combined  
amplified signal;

4 b) measuring the power of said combined amplified signal and  
producing a combiner power measurement; and

6 c) generating each of said at least two amplified signals, wherein  
said step of generating for each amplified signal further comprises:

8 1) performing linear digital filtering of a signal to produce a  
group delay equivalent to a phase shift of said signal to produce a  
10 phase-controlled signal, wherein said filtering is adjusted such that  
the magnitude of said phase shift is based on a digital phase control  
12 signal;

14 2) adjusting said digital phase control signal based on a  
combining efficiency measurement; and

16 3) generating said combining efficiency measurement based  
on the subsystem power measurement generated from each of said at  
least two amplified signals and on said combiner power  
18 measurement.

34. A process for amplifying a signal comprising the steps of:

- 2 a) generating a first digital phase control signal;
- b) using a first phase-controlled oscillator to generate a first phase-  
4 controlled mixing signal based on said first digital phase control signal;
- c) mixing said first phase-controlled mixing signal with a first  
6 input signal to produce a first upconverted signal;
- d) amplifying said first upconverted signal to produce a first  
8 amplified signal;
- e) measuring the power of said first amplified signal to produce a  
10 first power measurement signal;
- f) generating a second upconverted signal;
- 12 g) amplifying said second upconverted signal to produce a second  
amplified signal;
- 14 h) measuring the power of said second amplified signal to  
produce a second power measurement signal;
- 16 i) combining said first amplified signal and said second amplified  
signal to produce a combined amplified signal;
- 18 j) measuring the power of said combined amplified signal to  
produce a combined power measurement signal;
- 20 k) generating a first power combining efficiency signal based on  
said first power measurement signal, said second power measurement  
22 signal, and said combined power measurement signal;
- l) adding an offset to said first digital phase control signal to cause  
24 modification of said first phase-controlled mixing signal;
- m) thereafter generating a second power combining efficiency  
26 signal; and
- n) where said second power combining efficiency signal is less  
28 than said first power combining efficiency signal, subtracting said offset from  
said first digital phase control signal.

35. The process of claim 34 wherein said first power combining efficiency  
2 signal is generated by dividing said combined power measurement signal by  
the sum of said first power measurement signal and said second power  
4 measurement signal.

36. The process of claim 34 wherein said step m) comprises the sub-steps  
2 of:

- m.1) generating a set of modified measurement signals; and
- 4 m.2) generating said second power combining efficiency signal based  
on said set of modified measurement signals.

37. The process of claim 36 wherein said set of modified signals comprises  
2 a modified combined power measurement signal produced by measuring  
the power of said combined amplified signal.

38. The process of claim 37 wherein said second power combining  
2 efficiency signal is generated by dividing said modified combined power  
measurement signal by the sum of said first power measurement signal and  
4 said second power measurement signal.

39. The process of claim 37 wherein said set of modified signals further  
2 comprises a modified first power measurement signal produced by  
measuring the power of said first amplified signal.

40. The process of claim 39 wherein said set of modified signals further  
2 comprises a modified second power measurement signal produced by  
measuring the power of said second amplified signal.

41. The process of claim 40 wherein said second power combining  
2 efficiency signal is generated by dividing said modified combined power  
measurement signal by the sum of said modified first power measurement  
4 signal and said modified second power measurement signal.

42. The process of claim 34 wherein said first input signal and said first  
2 phase-controlled mixing signal are digital signals, and wherein said step of  
mixing said first phase-controlled signal further comprises the sub-steps of:

4 c.1) performing a first digital mixing by multiplying said first input  
signal with said first phase-controlled mixing signal to produce a first digital  
6 upconverted signal; and

c.2) performing first digital-to-analog conversion of said first digital  
8 upconverted signal to produce said first upconverted signal.

43. The process of claim 42 wherein said sub-step of generating a second  
2 upconverted signal further comprises the sub-steps of:

f.1) utilizing a direct digital synthesizer to generate a second digital  
4 mixing signal;

f.2) performing a second digital mixing by multiplying a second digital  
6 input signal with said second digital mixing signal to produce a second  
digital upconverted signal; and

8           f.3) performing second digital-to-analog conversion of said second  
digital upconverted signal to produce said second upconverted signal.

44.       The process of claim 43 further comprising the step of applying a first  
2 digital gain to said first digital upconverted signal before performing said  
first digital-to-analog conversion, and further comprising the step of  
4 applying a second digital gain to said second digital upconverted signal  
before performing said second digital-to-analog conversion.

45.       The process of claim 44 further comprising the step of generating said  
2 first digital gain and said second digital gain based on said first power  
measurement signal, said second power measurement signal, and said  
4 combined power measurement signal.

46.       The process of claim 34 wherein said first input signal and said first  
2 phase-controlled mixing signal are analog signals, and wherein said step of  
mixing said first phase-controlled signal further is analog mixing.

47.       The process of claim 47 wherein said sub-step of generating a second  
2 upconverted signal further comprises the sub-steps of:

          f.1) utilizing a direct digital synthesizer to generate a second analog  
4 mixing signal; and

          f.2) performing a second analog mixing by multiplying a second  
6 analog input signal with said second analog mixing signal to produce a  
second analog upconverted signal.

48.       The process of claim 47 further comprising the step of applying a first  
2 analog gain to said first upconverted signal before said step of amplifying  
said first upconverted signal, and further comprising the step of applying a  
4 second analog gain to said second upconverted signal before said step of  
amplifying said second upconverted signal.

49.       The process of claim 48 further comprising the step of adjusting said  
2 first analog gain such that said first power measurement signal is  
approximately equal to said second power measurement signal.






FIG. 1A




FIG. 1B




FIG. 2

4/5




FIG. 3

5/5

302A-N




FIG. 4

# INTERNATIONAL SEARCH REPORT

Int. l. Application No

PCT/US 00/19605

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H03F3/60 H03F3/21

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F H03G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	KOHL R ET AL: "PAMELA - LINEARIZED SOLID STATE POWER AMPLIFIER AT KU-BAND FREQUENCY" PROCEEDINGS OF THE EUROPEAN MICROWAVE CONFERENCE, GB, TUNBRIDGE WELLS, REED EXHIBITION COMPANY, 6 September 1993 (1993-09-06), pages 443-445, XP000629959 ISBN: 0-946821-23-2	1-3
A	the whole document	4-49
A	US 5 708 681 A (MALKEMES ROBERT C ET AL) 13 January 1998 (1998-01-13) abstract; figure 2	4-49
A	EP 0 473 299 A (HUGHES AIRCRAFT CO) 4 March 1992 (1992-03-04)	
	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

1 November 2000

Date of mailing of the international search report

07/11/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Segaert, P

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/19605

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 872 481 A (CAMARILLO RICHARD J ET AL) 16 February 1999 (1999-02-16)	
A	<p>KOHL R ET AL: "PAMELA - A NEW METHODE FOR LINEAR AND EFFICIENT POWER AMPLIFICATION" PROCEEDINGS OF THE EUROPEAN MICROWAVE CONFERENCE, GB, TUNBRIDGE WELLS, MEP, vol. CONF. 20, 10 September 1990 (1990-09-10), pages 310-315, XP000326971</p>	
A	US 5 867 060 A (BURKETT JR GROVER CHARLES ET AL) 2 February 1999 (1999-02-02)	

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Int: lional Application No

PCT/US 00/19605

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5708681 A	13-01-1998	AU 6376996 A CA 2247890 A CN 1217099 A JP 11508755 T WO 9740584 A	12-11-1997 30-10-1997 19-05-1999 27-07-1999 30-10-1997
EP 0473299 A	04-03-1992	US 5119042 A CA 2045259 A,C DE 69116268 D DE 69116268 T JP 2695072 B JP 4262608 A	02-06-1992 01-03-1992 22-02-1996 23-05-1996 24-12-1997 18-09-1992
US 5872481 A	16-02-1999	US 5974041 A AU 724403 B AU 5515298 A BR 9713881 A CN 1269066 A EP 0941575 A WO 9826503 A AU 724644 B AU 1428697 A BR 9612335 A EP 0870361 A JP 2000502864 T WO 9724800 A	26-10-1999 21-09-2000 03-07-1998 29-02-2000 04-10-2000 15-09-1999 18-06-1998 28-09-2000 28-07-1997 02-03-1999 14-10-1998 07-03-2000 10-07-1997
US 5867060 A	02-02-1999	US 5831479 A AU 2729197 A CA 2257954 A EP 0904633 A WO 9748181 A	03-11-1998 07-01-1998 18-12-1997 31-03-1999 18-12-1997